



# Programming Languages for Accelerators

Manos Pavlidakis<sup>1,2</sup>

manospavl@ics.forth.gr

<sup>1</sup>Institute of Computer Science, Foundation for Research and Technology - Hellas, Greece <sup>2</sup>Computer Science Department, University of Crete, Greece

### What is an accelerator?

- A device that performs <u>some functions</u> more efficiently than general-purpose CPU
  - Due to massive pallelism
  - GPUs are perfect for Vector Add
- General Purpose Graphic Processing Unit (NVIDIA, AMD)
- Field-Programmable Gate Array (Xilinx, Intel Altera)
- Application-Specific Integrated Circuit
  - TPU: Tensor Processing Unit (Google)



EuroHPC 2022

How we program accelerators?

### Well known programming languages

- CUDA → NVIDIA GPUs
- HIP:
  - ROcM → AMD GPUs
  - CUDA → NVIDIA GPUs
- oneAPI/SYCL → Heterogeneous accelerators

### CUDA: Compute Unified Device Architecture



### What is CUDA?

- CUDA
  - Based on industry-standard C/C++
  - Small set of extensions to enable heterogeneous programming  $\rightarrow$  Kernel code
  - APIs to manage devices  $\rightarrow$  Transfers, Allocations etc.

### Terminology

- Host: The CPU and its memory
- Device: The GPU/Accelerator and its memory



### Host and Device code





Programming languages for accelerators

Host code

Device code

EuroHPC 2022

CUDA by an example

### Add two integers with CUDA

• A simple kernel to add two integers

\_\_global\_\_ void add(int \*a, int \*b, int \*c){
 \*c = \*a + \*b;
}

- \_\_global\_\_\_ is a CUDA C/C++ keyword meaning:
  - add() will execute on the device
  - add() will be called from the host

### Add two integers with CUDA

• Note that we use pointers for the variables

\_\_global\_\_ void add(int \*a, int \*b, int \*c){
 \*c = \*a + \*b;
}

- add() runs on the device, so **a**, **b** and **c** must point to <u>device</u> memory
- We need to allocate memory on the GPU for a, b, c

### Memory Management

- Host and device memory are separate entities
- Device pointers point to GPU memory
  - May be passed to/from host code
- Host pointers point to CPU memory
  - May be passed to/from **device** code
- Simple CUDA API for handling device memory
  - cudaMalloc(), cudaFree(), cudaMemcpy()
  - Similar to the C equivalents malloc(), free(), memcpy()





# Add two integers: main()

int main(void){

- int a, b, c; // host copies of a, b, c int \*d\_a, \*d\_b, \*d\_c; // device copies of a, b, c int size = sizeof(int); // Allocate space for device copies of a, b, c cudaMalloc((void \*\*)&d\_a, size); cudaMalloc((void \*\*)&d\_b, size); cudaMalloc((void \*\*)&d\_c, size); // Setup input values
- a = 2;
- b = 7;

### Add two integers: main()

#### // Copy inputs to device

cudaMemcpy(d\_a, &a, size, cudaMemcpyHostToDevice); cudaMemcpy(d\_b, &b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU

add<<<1,1>>>(d\_a, d\_b, d\_c);

// Copy results back to host

cudaMemcpy(&c, d\_c, size, cudaMemcpyDeviceToHost);

// Free device memory

cudaFree(d\_a); cudaFree(d\_b); cudaFree(d\_c);

return 0;

}// End of main()

### Use parallelism

- Performance gain of GPUs is based on massive parallelism
  - CPUs have several cores (i.e. hundreds)
  - GPUs have many cores (i.e. thousands)
- How we run the add() kernel on many cores?
   add<<<1,1>>>();

add<<< N, 1>>>();

• Instead of executing add() once, execute **N** times in parallel!



15

### Vector addition on the Device

- Host Device Grid<sub>1</sub> Block (0) ... Block (N)
- With add() running in parallel we can do vector addition
- Each parallel invocation of add() is referred to as a Block
- The set of Blocks is referred to as a Grid
- Each invocation can refer to its block index using blockIdx.x

\_\_global\_\_ void add(int \*a, int \*b, int \*c){

c[blockldx.x] = a[blockldx.x] + b[blockldx.x];

• By using blockIdx.x to index into the array, each block handles a different index

### Sequential Vector Addition using C++

#### int main(void) {

```
int a, b, c;
```

```
int size = sizeof(int);
```

```
// Allocate and initialize a, b, c
```

```
a = (int*)malloc(size); random_ints(a, N);
```

b = (int\*)malloc(size); random\_ints(b, N);

```
c = (int*)malloc(size);
```

```
for(inti=0;i<size;i++)// Add arrays</pre>
```

```
c[i]=a[i]+b[i];
```

```
free(a); free(b); free(c);
```

return 0;

### Vector addition with 4 blocks

- If we want to create 4 parallel blocks
- We will call the kernel from host with N=4 add<<< 4, 1>>>(...);
- On the device the kernel code

\_\_global\_\_ void add(int \*a, int \*b, int \*c){
 c[blockldx.x] = a[blockldx.x] + b[blockldx.x]; }



### Vector addition main()

#define N 4

int main(void) {

int \*a, \*b, \*c; // host copies of a, b, c

int \*d\_a, \*d\_b, \*d\_c; // device copies of a, b, c

int size = <mark>N \*</mark> sizeof (int);

// Alloc space for device copies of a, b, c

cudaMalloc((void \*\*)&d\_a, size);

cudaMalloc((void \*\*)&d\_b, size);

cudaMalloc((void \*\*)&d\_c, size);

// Alloc space for host copies of a, b, c, and setup random input values

a = (int \*)malloc(size); random\_ints(a, N);

b = (int \*)malloc(size); random\_ints(b, N);

c =(int \*)malloc(size);

### Vector addition main()

#### // Copy inputs to device

cudaMemcpy(d\_a, a, size, cudaMemcpyHostToDevice);

cudaMemcpy(d\_b, b, size, cudaMemcpyHostToDevice);

// Launch add() kernel on GPU with N blocks

add<<<<mark>N</mark>,1>>>(d\_a, d\_b, d\_c);

// Copy result back to host

cudaMemcpy(c, d\_c, size, cudaMemcpyDeviceToHost);

// Free device and host memory

free(a); free(b); free(c);

cudaFree(d\_a); cudaFree(d\_b); cudaFree(d\_c);
return 0;

### More parallelism using CUDA cores

- NVIDIA GPUs consists of:
  - Streaming Multiprocessors(SM)
  - An SM consists of CUDA cores



## More parallelism using CUDA cores

- NVIDIA GPUs consists of:
  - Streaming Multiprocessors(SM)
  - An SM consists of CUDA cores
  - A CUDA core is like a **thin** processor
- A GPU has:
  - Hundreds of SMs (e.g. A100 GPU has 128)
  - Thousand CUDA cores (e.g. A100 GPU has 7000)



# More parallelism using CUDA cores

- NVIDIA GPUs consists of:
  - Streaming Multiprocessors(SM)
  - An SM consists of CUDA cores
  - A CUDA core is like a **thin** processor
- A GPU has:

Programming languages for accelerators

- Hundreds of SMs (e.g. A100 GPU has 128)
- Thousand CUDA cores (e.g. A100 GPU has 7000)
- In our example we use only Blocks
  - A Block is assigned to an SM
  - Blocks in the same SM execute <u>concurrently</u>!
    - Not in parallel!!
    - If we have 4xSMs only 4xBlocks run in parallel

### • Why not use CUDA cores !



### CUDA Threads -> CUDA cores

- A Block can be split into parallel Threads
  - Threads in the same block can cooperate
  - Threads have unique ids (i.e. threadId.x)



### CUDA Threads $\rightarrow$ CUDA cores

- A Block can be split into parallel Threads
  - Threads in the same block can cooperate
  - Threads have unique ids (i.e. threadId.x)
- Threads are assigned to CUDA cores



### CUDA Threads -> CUDA cores

- A Block can be split into parallel Threads
  - Threads in the same block can cooperate
  - Threads have unique ids (i.e. threadId.x)
- Threads are assigned to CUDA cores
- We have to modify kernel code to use Threads, instead of blocks:

\_\_global\_\_ void add(int \*a, int \*b, int \*c){

c[threadId.x] = a[threadIdx.x] + b[threadIdx.x]; }

- We use the threadId.x instead of blockIdx.x
- In main we have to change the kernel call: add<<<1,N>>>(...);



# CUDA Threads → CUDA cores

- A Block can be split into parallel Threads
  - Threads in the same block can cooperate
  - Threads have unique ids (i.e. threadId.x)
- Threads are assigned to CUDA cores
- We have to modify kernel code to use **Threads**, instead of blocks:

\_\_global\_\_ void add(int \*a, int \*b, int \*c){

c[threadId.x] = a[threadIdx.x] + b[threadIdx.x]; }

- We use the threadId.x instead of blockIdx.x
- In main we have to change the kernel call: add<<<1,N>>>(...);
- Now we call the kernel with 1xBlock and NxThreads



EuroHPC 2022

### Combining Threads & Blocks

- Until now we have seen parallel vector addition using
  - Many Blocks with one Thread each
  - One **Block** with many **Threads**
- Now let's get more parallelism (= performance) by using
  - Many Blocks with many Threads
- But before let's discuss data indexing

### Indexing Arrays with Blocks & threads

• Consider indexing an array with one element per thread (8 threads/block)



blockid.x = 0 blockid.x = 1 blockid.x = 2 blockid.x = 3

- With **M threads per bloc**k, a unique index for each thread is given by:
  - int index = threadIdx.x + blockIdx.x \* M;
  - M = Number of threads per block or block size
  - Use the built-in variable blockDim.x for threads per block
  - int index = threadIdx.x + blockIdx.x \* blockDim.x;

### Vector addition with Blocks & Threads



### Handling arbitrary vector sizes

Typical problems are not friendly multiples of blockDim.x (e.g. N = 5000)



# Compile a CUDA program

- nvcc is the CUDA compiler
- With CUDA both Host and Device code can be in the same file
  - With suffix ".cu"
- nvcc separates source code into host and device components
  - Device functions (e.g. add()) processed by NVIDIA compiler
  - Host functions (e.g. main()) processed by standard host compiler (g++/gcc)
- Compile vector addition example:
  - nvcc vectorAdd.cu o vectorAdd
- Run:
  - ./vectorAdd

### Thank you

**Questions?** 

### Manos Pavlidakis manospavl@ics.forth.gr

Find the example in: https://github.com/manospavlidakis/VectorAdditionCUDA.git

### A simple example

• Which thread element will operate on the **blue** cell?

0	1	2	 7	8	9	10	 15	16	17	18	 23	24	25	25	 31

### A simple example

Which thread element will operate on the blue cell? threadid.x = 7





- With M threads per block = 8
  - int index = threadIdx.x + blockIdx.x \* M = 7 + 2 \* 8 = 23;